

# Scalable, Monolithic Ion Traps Microfabricated using Planar Silica-on-Silicon Technology

## Motivation

Microtraps allow faster shuttling and higher gatespeeds than larger traps. They also lend themselves to integration to many trapping regions [1].


Microtraps have been fabricated from gold coated alumina [2, 3] and gallium arsenide [4]. We propose a trap design based on silica-on-silicon.

### Advantages of Silica-on-silicon traps

- Uses established technology,
- Scalable to many segments,
- Integrable with photonics hardware - eg optical fibres,
- Monolithic - no post-processing assembly of structure,
- Unit aspect ratio - 3D trap from planar processing, gives high efficiency => deep potential.

- [1] D. Kielpinski *et al.* Nature **417**, 709 (2002)  
[2] M.A. Rowe *et al.* Quant. Inf. Comp. **2**, 257 (2002).  
[3] W.K. Hensinger *et al.* Appl. Phys. Lett. **88**, 034101 (2006).  
[4] D. Stick *et al.* Nature Physics **2**, 36 (2006).

## Fabrication Concept




### Physical dimensions


Si Thickness	100 – 500 μm
SiO <sub>2</sub> Thickness	20 μm
Au Thickness	5 μm
Au Surface roughness	10 nm RMS
Undercut	100 – 300 μm
Si Resistivity	10 <sup>-4</sup> Ω·m

## Process

Silicon wafer,  
500 100 μm thick  
Grow thermal oxide  
up to 20 μm thick  
Plasma etch  
to remove SiO<sub>2</sub>




## Chip layout




- DC and compensation electrodes
  - RF electrode at one end
  - Ground electrodes either side of RF
  - Bare Silica away from trapping region for better radiative heat removal
  - SMD Resistors
  - SMD Capacitors
- The same pattern (reflected) is on the underside

## Modelling

Finite element modelling of trap in 2D and 3D to calculate static potentials due to RF and DC electrodes.



Calculate [5] resultant pseudo-potential for <sup>88</sup>Sr<sup>+</sup> using MATLAB.




Calculate conditions for stable trap operation in XY plane, assuming <sup>88</sup>Sr<sup>+</sup>.

$$q = \frac{2eV_0}{M \frac{r}{R^2}}$$

$$\tau = \frac{2\sqrt{2}}{q} \frac{r}{R^2}$$

$$r = \sqrt{\frac{eV_0 q}{4MR^2}}$$

V<sub>RF</sub> required as a function of frequency for q=0.4



Calculate the axial frequency, and perturbation of the radial frequencies due to the end voltage.


$$z = \sqrt{\frac{2eV_{DC}}{Mb_{eff}}}$$

[5] M.J. Madsen *et al.* Appl. Phys. B. **78**, 639 (2004)

## Typical operating parameters for <sup>88</sup>Sr<sup>+</sup>

Parameter	500 μm	200 μm	100 μm	20 μm	Unit
a	500	200	100	20	μm
w	15	15	15	15	μm
V <sub>RF</sub>	350	160	40	10	V
V <sub>DC</sub>	8	7	2	1	V
RF Freq., $\tau/2$	20	33	33	33	MHz
$r_1/2$	2.0	3.4	3.3	10.0	MHz
$r_2/2$	1.6	2.8	2.9	6.7	MHz
$z/2$	1.0	2.5	2.6	5.2	MHz

Ion displacement for applied voltages on Comp1 (•) and Comp2 (•) electrodes.



## Practicalities


### Micromotion compensation (figure left)

Compensation voltage added to DC electrodes (Comp1). and to segmented pattern behind RF (Comp2) Allows micromotion compensation in 2D.

### Efficiency (figure right)

Proximity of silicon substrate effects trap efficiency. Negligible if recess is deeper than ~1.5 a. Smaller traps have higher efficiency (see figure far right).

Trap efficiency as a function of recess depth for different trap sizes.



## Trap Heating


RF- >> a => lumped element model.

Substrate away from trapping region.


Substrate near trapping region.

Model each part of trap as resistors or (lossy) capacitors (left).

Consider only the significant sources of dissipation (above).



Dissipation in different components as a function of the Si resistivity



## Temperature Increase

Si is good thermal conductor - no localised heating.


Worst case:

- pure radiative heat removal,
- Au coated chip (low emissivity), for 15 x 15 mm chip, 1 mW => T=12°C.
- Improves if some silica left bare.


## Size dependence

Smaller traps require lower RF voltages for the same motional frequency. Power dissipated decreases with trap size.


Power dissipated by traps as a function of size.



## Shuttling and Separation



Have modelled DC voltage requirements for shuttling and separation of ions using SIMION and FEMLAB.



## Progress

Trap fabrication underway for 500 μm, 250 μm & 150 μm thick wafers. First Fabrication run expects to yield:

Thickness	Wafer yield	# different designs	# chips per design
500 μm	3	3	6
250 μm	3	4	6
150 μm	1	2	2

Will use SMD capacitors and resistors for on-chip low pass filtering. Have 2nd set of filters outside vacuum chamber.

Chip to be mounted on macor holder, and wire bonded to 2nd level packaging.

## Conclusion

- We have designed a linear RF ion trap, microfabricated from gold coated silica-on-silicon. The electrodes are formed by patterned gold on silica cantilevers.
- Design can be fabricated using standard processing techniques, and is integrable with photonics technologies such as filters switching and optical fibres.
- Requires no assembly of electrodes after processing, and is scalable to many segment geometries.
- Fabrication underway for trap sizes to 100 μm ion-electrode separation (i.e. 150 μm wafer). Smaller traps may be feasible.